1984: Verilog was developed
by Gateway Design Automation as a proprietary language for logic simulation.
1989: Gateway was acquired
by Cadence
1990: Verilog was made an
open standard under the control of Open Verilog International
1995: The language became an
IEEE standard (IEEE STD 1364) and was updated in 2001 and 2005.
No comments:
Post a Comment