Simulation and Synthesis

The two major purposes of HDLs are logic simulation and synthesis

• During simulation, inputs are applied to a module, and the outputs are checked to verify that the module operates correctly
• During synthesis, the textual description of a module is transformed into logic gates

Circuit descriptions in HDL resemble code in a programming language. But  the code is intended to represent hardware