System Verilog - History

• SystemVerilog is the industry's first unified hardware description and verification language
• Started with Superlog language to Accellera  in 2002
• Verification functionality (base on OpenVera language) came from Synopsys
• In 2005 SystemVerilog was adopted as IEEE Standard (1800-2005). The current version is 1800-2012